19

22

24

25

26

27

23

FAIRCHILD SEMICONDUCTOR CORP., a Delaware corporation,

Defendant and Counterclaimant.

AND RELATED COUNTERCLAIMS.

BRIEF PURSUANT TO CIVIL L. R. 16-11(D)(1)

Date: June 4, 2008 Time: 2:00 PM

Place: Courtroom 2, 17th Floor Judge: Honorable Jeffrey S. White

MORGAN, LEWIS & **BOCKIUS LLP** ATTORNEYS AT LAW SAN FRANCISCO

| - | TT 1 . | ~ | | | | | | • |
|---|--------|-------|--------|------|------|----|-----|---------|
| 1 | Yalei | Siin | hereby | dec | are | 28 | tol | OWS |
| , | I WIVI | Duii, | 110100 | ucc. | luic | u | 101 | 10 11 0 |

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

- 1. I am an associate at the law firm of Morgan, Lewis & Bockius LLP, 2 Palo Alto Square Avenue, 3000 El Camino Real, Suite 700, Palo Alto, California 94306, and a member in good standing of the Bar of the State of California. Morgan, Lewis & Bockius LLP has been retained as trial counsel for the Plaintiffs and Counterdefendants Alpha & Omega Semiconductor, LTD and Alpha & Omega Semiconductor, Inc., in the present action. I submit this declaration in support of Alpha & Omega Semiconductor, LTD and Alpha & Omega Semiconductor, Inc.'s Opposition Claim Construction Brief Pursuant to Civil L. R. 16-11(d)(1).
- 2. Attached hereto as Exhibit 1 is a true and correct copy of United States Patent No. 6,429,481.
- 3. Attached hereto as Exhibit 2 is a true and correct copy of United States Patent No. 6,710,406.
- 4. Attached hereto as Exhibit 3 is a true and correct copy of United States Patent No. 6,521,497.
- 5. Attached hereto as Exhibit 4 is a true and correct copy of United States Patent No. 6,828,195.
- 6. Attached hereto as Exhibit 5 is a true and correct copy of United States Patent No. 7,148,111.
- 7. Attached hereto as Exhibit 6 is a true and correct copy of United States Patent No. 6,818,947.
- 8. Attached hereto as Exhibit 7 is a true and correct copy of the Prosecution History of U.S. Patent No. 6,429,481, Application as Filed.
- 9. Attached hereto as Exhibit 8 is a true and correct copy of the Prosecution History of U.S. Patent No. 6,429,481, Amendment received by the Patent Office November 8, 1999.
- 10. Attached hereto as Exhibit 9 is a true and correct copy of the Prosecution History of U.S. Patent No. 6,429,481, Amendment received by the Patent Office September 5, 2000.
- 11. Attached hereto as Exhibit 10 is a true and correct copy of the Prosecution History of U.S. Patent No. 6,429,481, Office Action dated December 5, 2000.

- 12. Attached hereto as Exhibit 11 is a true and correct copy of the Prosecution History of U.S. Patent No. 6,429,481, Amendment received by the Patent Office June 7, 2001.
- 13. Attached hereto as Exhibit 12 is a true and correct copy of the Prosecution History of U.S. Patent No. 6,429,481, Amendment received by the Patent Office December 31, 2001.
- 14. Attached hereto as Exhibit 13 is a true and correct copy of the Appeal Brief for Application No. 10/630,249 dated November 3, 2005.
- 15. Attached hereto as Exhibit 14 is a true and correct copy of pages 63 108 of S.M. Sze, *Physics of Semiconductor Devices* (1981) (describing abrupt and linearly graded P-N junctions and the differences between the two).
- 16. Attached hereto as Exhibit 15 is a true and correct copy of page 1 of THE IEEE STANDARD DICTIONARY OF ELECTRICAL AND ELECTRONICS TERMS (6th ed. 1997) (defining "abrupt junction").
- 17. Attached hereto as Exhibit 16 is a true and correct copy of page 1 of the McGraw-Hill Electronics Dictionary (5th ed. 1994) (defining "abrupt junction").
- 18. Attached hereto as Exhibit 17 is a true and correct copy of pages 63 70, and 298 of Sorab K. Ghandhi, *Semiconductor Power Devices* (1977) (describing field termination structures and identifying a high-low junction as an ohmic contact where current flows easily in either direction).
- 19. Attached hereto as Exhibit 18 is a true and correct copy of pages 210, 446 455 of R.W. Warner and G.L. Grung, *TRANSISTORS : Fundamentals for the Integrated Circuit Engineer* (1990) (identifying a high-low junction as an ohmic contact where current flows easily on either direction).
- Attached hereto as Exhibit 19 is a true and correct copy of pages 116 119 of B.
 Jayant Baliga, Modern Power Devices (1992) (describing the operation of field plates).
- 21. Attached hereto as Exhibit 20 is a true and correct copy of United States Patent No. 5,233,215 (cited by the '947 patent for its description of trenched field plates).

27

¹, Note that the original page 4 of this document was apparently missing from the file wrapper at the Patent Office. The current copy of page 4 was produced by Fairchild from its own photocopy of the same document in response to AOS's request.

Document 155

Case 3:07-cv-02638-JSW

Filed 03/27/2008

Page 5 of 5

28
MORGAN, LEWIS &
BOCKIUS LLP
ATTORNEYS AT LAW
SAN FRANCISCO